

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 

## General Description

The MAX16922 power-management integrated circuit (PMIC) is designed for medium power-level automotive applications and integrates multiple supplies in a small footprint. The device includes one high-voltage stepdown converter (OUT1) and three low-voltage cascaded DC-DC converters (OUT2, OUT3, OUT4). OUT1 and OUT2 are step-down DC-DC converters, and OUT3/ OUT4 are linear regulators. The device also includes a reset output ( $\overline{\mathrm{RESET}}$ ) and a high-voltage-compatible enable input (EN).
The 1.2A output high-efficiency, step-down DC-DC converter (OUT1) operates from a voltage up to 28 V continuous and is protected from load-dump transients up to 45 V . The 600 mA output high-efficiency step-down DCDC converter (OUT2) runs from a voltage up to 5.5 V . The two 300 mA LDO linear regulators offer low dropout of only 130 mV (typ). The power-good RESET output provides voltage monitoring for OUT1 and OUT2.
OUT1 and OUT2 use fast 2.2 MHz PWM switching and small external components. The high-voltage converter (OUT1) enters skip mode automatically under light loads to prevent an overvoltage condition from occurring at the output. The low-voltage synchronous DC-DC converter (OUT2) can operate in forced-PWM mode to prevent any AM band interference or high-efficiency auto-PWM mode.

The MAX16922 includes overtemperature shutdown and overcurrent limiting. All devices are designed to operate from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature.

Features

- 1.2A High-Efficiency 2.2MHz DC-DC Converter 3.7V to 28V Operating Supply Voltage 45V Load-Dump Protection Output Voltage: 3.0V to 5.5V
-600mA High-Efficiency 2.2MHz DC-DC Converter 2.7V to 5.5 V Supply Voltage Output Voltage: 1.0V to 3.9 V $180^{\circ}$ Out-of-Phase Operation Forced-PWM and Auto-PWM Modes
- LDO Linear Regulators

OUT3: 1.0 V to 4.15 V at 300 mA OUT4: 1.0 V to 4.15 V at 300 mA Separate Inputs for Increased Efficiency

- Enable Input
- RESET Output Monitoring on OUT1 and OUT2
- Overtemperature and Short-Circuit Protection

Available in
$5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 0.8 \mathrm{~mm}$, 20-Pin TQFN-EP $4.5 \mathrm{~mm} \times 6.5 \mathrm{~mm}$, 20-Pin TSSOP-EP

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX16922ATP_ $N+^{*}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TQFN-EP** |
| MAX16922AUP_ $\mathrm{N}^{\star}{ }^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP $* \star$ |

*Insert the desired suffix letters (from the Selector Guide) into the blank "_" to complete the part number
+Denotes a lead(Pb)-free/RoHS-compliant package.
N denotes an automotive qualified part.
${ }^{* *} E P=$ Exposed pad.

Typical Operating Circuit


### 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET

## ABSOLUTE MAXIMUM RATINGS

| PV1, EN to GND ..............................................-0.3V to +45V |  |
| :---: | :---: |
| LX1 to GND..........................................-0.5V to (PV1 + 0.3V) |  |
| LX2 to GND | .-0.5V to (PV2 + 0.3V) |
| BST to LX1.....................................................-0.3V to +6.0V |  |
| PV2, PV3, PV4, OUTS1, PWM, $\overline{\text { RESET }}$ to GND_...--0.3V to +6.0V |  |
| OUTS2 ...............................................-0.3V to (PV2 + 0.3V) |  |
| OUT3 ................................................-0.3V to (PV3 + 0.3V) |  |
| OUT4 ..................................................-0.3V to (PV4 + 0.3V) |  |
| LX1 RMS Current .......................................................2.0A |  |
| LX2 RMS Current | 1.2A |
| PGND2 to GND_.............................................-0.3V to +0.3V |  |
| LSUP to GND...................................................-0.3V to +6V |  |
| OUTS_, OUT_ Output Short-Circuit Duration ............Continuous |  |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| 20-Pin TQFN-EP (derate $31.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ....... 2500 mW |  |
| 20-Pin TSSOP-E | ve $\left.+70^{\circ} \mathrm{C}\right) . . . .2122 \mathrm{~mW}$ |



Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{P V 1}=13.5 \mathrm{~V}, \mathrm{~V}_{P V}=\mathrm{V}_{P}\right.$ 3 $=\mathrm{V}_{\text {OUT1 }}, \mathrm{V}_{\mathrm{PV}}$ 4 $=\mathrm{V}_{\text {OUT2; }} \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT1-SYNCHRONOUS STEP-DOWN DC-DC CONVERTER |  |  |  |  |  |  |
| Supply-Voltage Range | VPV1 | (Note 3) | 3.7 |  | 28 | V |
|  |  | Operation < 500ms |  |  | 45 |  |
| PV1 Undervoltage Lockout | VUVLO,R | PV1 rising |  | 3.7 | 4.0 | V |
|  | VuVLo,F | PV1 falling | 2.85 | 3.3 |  |  |
| BST Refresh Load Enable | VBRLE | PV1 falling (option enabled) |  | 6.45 |  | V |
| BST Refresh Load Hysteresis |  |  |  | 0.65 |  | V |
| LSUP Regulator Voltage | VLSUP | $6 \mathrm{~V} \leq \mathrm{V}_{\text {PV } 1} \leq 28 \mathrm{~V}$ | 4.75 | 5.0 | 5.45 | V |
| Supply Current | IPV1 | EN = low |  | 14 |  | $\mu \mathrm{A}$ |
| PWM Switching Frequency | fsw | Internally generated | 2.0 | 2.2 | 2.4 | MHz |
| Voltage Accuracy | Vout1 | Duty cycle $=20 \%$ to $90 \%$; LLOAD $=300 \mathrm{~mA}$ to 1.2 A | -3 |  | +3 | \% |
|  |  | SKIP mode (Note 4) | -2 |  | +4 |  |
| DMOS On-Resistance |  | $\mathrm{V}_{\mathrm{PV} 1}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=9 \mathrm{~V}, \mathrm{ILX} 1=0.2 \mathrm{~A}$ |  | 300 | 700 | $\mathrm{m} \Omega$ |
| Current-Limit Threshold |  |  | 1.4 | 1.75 | 2.1 | A |
| Soft-Start Ramp Time |  |  |  | 2.2 |  | ms |
| Maximum Output Current | IOUT1 | $\left(\mathrm{V}_{\text {OUT } 1}+1.0 \mathrm{~V}\right) \leq \mathrm{VPV} 1 \leq 28 \mathrm{~V}$ | 1.2 |  |  | A |
| LX1 Leakage Current |  | $\begin{aligned} & V_{P V 1}=12 \mathrm{~V}, \mathrm{LX} 1=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{PV} 1} ; \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| Maximum Duty Cycle | DCMAX |  |  | 94 |  | \% |
| Minimum Duty Cycle | DCmin | fSw $=2.2 \mathrm{MHz}$ |  | 20 |  | \% |

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{PV} 1}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PV} 2}=\mathrm{V}_{\mathrm{PV} 3}=\mathrm{V}_{\text {OUT1 }}, \mathrm{V}_{\mathrm{PV} 4}=\mathrm{V}_{\mathrm{OUT}}\right.$; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTS1 Discharge Resistance |  | EN = low (or optionally EN = high and $\mathrm{V}_{\mathrm{PV} 1}<5.7 \mathrm{~V}$ ) |  | 70 |  | $\Omega$ |
| OUT2-SYNCHRONOUS STEP-DOWN DC-DC CONVERTER |  |  |  |  |  |  |
| Supply-Voltage Range | VPV2 | Fully operational | 2.7 |  | 5.5 | V |
| PWM Switching Frequency | fsw | Internally generated | 2.0 | 2.2 | 2.4 | MHz |
| Voltage Accuracy | Vout2 | Duty cycle $=20 \%$ to $90 \%$; <br> ILOAD $=1 \mathrm{~mA}$ to $600 \mathrm{~mA}, \mathrm{PWM}=$ high | -3 |  | +3 | \% |
|  |  | SKIP mode (Note 4) | -2 |  | +4 | \% |
| pMOS On-Resistance |  | $\mathrm{V}_{\text {PV2 }}=5.0 \mathrm{~V}, \mathrm{l}$ LX2 $=0.2 \mathrm{~A}$ |  | 150 | 250 | $\mathrm{m} \Omega$ |
| nMOS On-Resistance |  | $\mathrm{VPV} 2=5.0 \mathrm{~V}, \mathrm{ILX2}=0.2 \mathrm{~A}$ |  | 200 | 350 | $\mathrm{m} \Omega$ |
| pMOS Current-Limit Threshold |  |  | 0.75 | 0.9 | 1.05 | A |
| nMOS Zero-Crossing Threshold |  |  |  | 50 |  | mA |
| Soft-Start Ramp Time |  |  |  | 1.5 |  | ms |
| Maximum Output Current | Iout2 | $\mathrm{V}_{\text {OUT2 }}+0.5 \mathrm{~V} \leq \mathrm{V}_{\text {PV2 }} \leq 5.5 \mathrm{~V}$ | 600 |  |  | mA |
| LX2 Leakage Current |  | $\begin{aligned} & \mathrm{V} \text { PV2 }=6 \mathrm{~V}, \mathrm{LX} 2=\mathrm{PGND} 2 \text { or } \mathrm{V}_{\mathrm{PV} 2} ; \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| Duty-Cycle Range |  | Forced-PWM mode only, minimum duty cycle in skip mode is $0 \%$ (Note 4) | 15 |  | 100 | \% |
| OUTS2 Discharge Resistance |  | $\mathrm{EN}=0 \mathrm{~V}$ |  | 70 |  | $\Omega$ |
| OUT3-LDO REGULATOR |  |  |  |  |  |  |
| Input Voltage | VPV3 |  | 1.7 |  | 5.5 | V |
| Voltage Accuracy | Vout3 | $\mathrm{V}_{\text {OUT3 }}+0.4 \mathrm{~V} \leq \mathrm{V}_{\text {PV3 }} \leq 5.5 \mathrm{~V}, \mathrm{ILOAD}=1 \mathrm{~mA}$ | -2 |  | +2 | \% |
| Load Regulation |  | ILOAD $=0$ to 300 mA |  | -0.2 |  | \% |
| Dropout Voltage |  | $\mathrm{V}_{\text {PV3 }}=1.8 \mathrm{~V}, \mathrm{ILOAD}=250 \mathrm{~mA}($ Note 4) |  | 130 | 320 | mV |
| Current Limit |  |  |  | 450 |  | mA |
| Power-Supply Rejection Ratio |  | IOUT3 $=30 \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}$ |  | 57 |  | dB |
| Shutdown Output Resistance |  | EN = low |  | 1 |  | k $\Omega$ |
| OUT4-LDO REGULATOR |  |  |  |  |  |  |
| Input Voltage | VPV4 |  | 1.7 |  | 5.5 | V |
| Voltage Accuracy | VOUT4 | $\left(\mathrm{V}_{\text {OUT4 }}+0.4 \mathrm{~V}\right) \leq \mathrm{V}_{\text {PV }} \leq 5.5 \mathrm{~V}, \mathrm{I}$ LOAD $=1 \mathrm{~mA}$ | -2 |  | +2 | \% |
| Load Regulation |  | ILOAD $=0$ to 300mA |  | -0.2 |  | \% |
| Dropout Voltage |  | $\mathrm{V}_{\text {PV4 }}=1.8 \mathrm{~V}, \mathrm{l}$ LOAD $=250 \mathrm{~mA}$ ( ( ote 4) |  | 130 | 320 | mV |
| Current Limit |  |  |  | 450 |  | mA |
| Power-Supply Rejection Ratio |  | IOUT4 $=30 \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}$ |  | 57 |  | dB |
| Shutdown Output Resistance |  | EN = low |  | 1 |  | k $\Omega$ |
| THERMAL OVERLOAD |  |  |  |  |  |  |
| Thermal-Shutdown Temperature |  | (Note 4) | 150 | 175 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

### 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{PV} 1}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PV} 2}=\mathrm{V}_{\mathrm{PV} 3}=\mathrm{V}_{\text {OUT1 }}, \mathrm{V}_{\mathrm{PV} 4}=\mathrm{V}_{\text {OUT2 }} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ |  |  |  |  |  |  |
| OUT1 OV Threshold |  |  |  | 110 |  | \% |
| OUT1 Reset Threshold |  | Reset option 1 (see the Selector Guide) | 85 | 90 | 95 | \% |
|  |  | Reset option 2 (see the Selector Guide) | 75 | 80 | 85 |  |
| OUT2 Reset Threshold |  | Percentage of nominal output | 85 | 90 | 95 | \% |
| Reset Timeout Period |  | Reset timeout option 1 (see the Selector Guide) |  | 14.9 |  | ms |
|  |  | Reset timeout option 2 (see the Selector Guide) |  | 1.9 |  |  |
| Output-High Leakage Current |  |  |  | 1 |  | $\mu \mathrm{A}$ |
| Output Low Level |  | Sinking -3mA |  |  | 0.4 | V |
| UV Propagation Time |  |  |  | 28 |  | $\mu \mathrm{s}$ |
| EN LOGIC INPUT |  |  |  |  |  |  |
| EN Threshold Voltage |  | EN rising | 1.4 | 1.8 | 2.2 | V |
| EN Threshold Hysteresis |  |  |  | 0.4 |  | V |
| Input Current |  | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| PWM LOGIC INPUT |  |  |  |  |  |  |
| Input High Level |  | PWM rising | 1.8 |  |  | V |
| Input Low Level |  | PWM falling |  |  | 0.4 | V |
| Logic-Input Current |  | $0 \leq \mathrm{V}_{\text {PWM }} \leq 5.5 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |

Note 2: All units are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design.
Note 3: Once PVI exceeds undervoltage-lockout rising threshold 4.0 V and the device is in regulation.
Note 4: Guaranteed by design. Not product tested
$\qquad$

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{PV} 1}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PV} 2}=\mathrm{V}_{\mathrm{PV} 3}=\mathrm{V}_{\text {OUT1 }}, \mathrm{V}_{\mathrm{PV} 4}=\mathrm{V}_{\text {OUT2 }} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise specified.$)$




NORMALIZED OUT1 VOLTAGE
vs. LOAD CURRENT


OUT2 EFFICIENCY vS. LOAD CURRENT


OUT1 VOLTAGE vs. VPV1


POWER-UP/DOWN AT THERMAL SHUTDOWN


### 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET

$\left(V_{\text {PV1 }}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PV} 2}=\mathrm{V}_{\mathrm{PV} 3}=\mathrm{V}_{\text {OUT1 }}, \mathrm{V}_{\mathrm{PV} 4}=\mathrm{V}_{\text {OUT2 }} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise specified.$)$






20ms/div


4ms/div

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 

## Typical Operating Characteristics (continued)

$\left(V_{P V 1}=13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PV} 2}=\mathrm{V}_{\mathrm{PV} 3}=\mathrm{V}_{\text {OUT1 }}, \mathrm{V}_{\mathrm{PV} 4}=\mathrm{V}_{\text {OUT2 }} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise specified. $)$


OUT3 OUTPUT-NOISE DENSITY vs. FREQUENCY


POWER-SUPPLY REJECTION RATIO
vs. FREQUENCY


OUT4 OUTPUT-NOISE DENSITY
vs. FREQUENCY


### 2.2MHz, Dual, Step-Down DC-DC

Converters, Dual LDOs, and RESET
Functional Diagram


# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 

Pin Configurations


Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFN | TSSOP |  |  |
| 1 | 3 | BST | Bootstrap Capacitor Input. Connect a $0.1 \mu \mathrm{~F}$ ceramic capacitor from BST to LX1. |
| 2 | 4 | PV1 | OUT1 Supply Input. Connect a $4.7 \mu \mathrm{~F}$ or larger ceramic capacitor from PV1 to PGND. |
| 3 | 5 | LX1 | Inductor Connection for OUT1. Connect a $4.7 \mu \mathrm{H}$ inductor between LX1 and OUTS 1, and a Schottky diode between LX1 (cathode) and the power-ground plane (anode) as shown in the Functional Diagram. |
| 4 | 6 | GND3 | Ground. Connect GND, GND1, GND2, and GND3 together. |
| 5 | 7 | OUTS1 | OUT1 Voltage-Sensing Input. Connect OUTS1 directly to the OUT1 output voltage and bypass to power-ground plane with a minimum total capacitance of $15 \mu \mathrm{~F}$. The total capacitance can include input bypass capacitors cascaded from OUT1, discharged by a $70 \Omega$ resistance between OUTS1 and GND3 when disabled. |
| 6 | 8 | PWM | PWM Control Input. Connect PWM to OUTS1 to force LX2 to switch every cycle. Connect PWM to high for forced-PWM operation on OUT2. Connect low for auto-PWM operation to improve efficiency at light loads. |
| 7 | 9 | GND | Ground. Connect GND, GND1, GND2, and GND3 together. |

### 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET

Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFN | TSSOP |  |  |
| 8 | 10 | OUTS2 | OUT2 Voltage Sense Input. Connect OUTS2 directly to the OUT2 output voltage and bypass to PGND2 with a minimum total capacitance of $10 \mu \mathrm{~F}$. The total capacitance can include input bypass capacitors cascaded from OUT2, discharged by a $70 \Omega$ resistance between OUTS2 and PGND2 when disabled. |
| 9 | 11 | PGND2 | Power Ground for BUCK 2. Connect PGND2 and GND_ together near the device. |
| 10 | 12 | LX2 | Inductor Connection for OUT2. Connect a $2.2 \mu \mathrm{H}$ inductor between LX2 and OUT2 as shown in the Functional Diagram. |
| 11 | 13 | PV2 | OUT2 Supply Input. Connect a 4.7 F or larger ceramic capacitor from PV2 to ground. |
| 12 | 14 | PV3 | Linear-Regulator Power Input for OUT3. Bypass PV3 to GND with a minimum $2.2 \mu \mathrm{~F}$ ceramic capacitor. |
| 13 | 15 | OUT3 | Linear-Regulator 1 Output. Bypass OUT3 to GND with a minimum $2.2 \mu \mathrm{~F}$ ceramic capacitor internally discharged by a $1 \mathrm{k} \Omega$ resistance when disabled. |
| 14 | 16 | GND2 | Ground. Connect GND, GND1, GND2, and GND3 together. |
| 15 | 17 | OUT4 | Linear-Regulator 2 Output. Bypass OUT4 to GND with a minimum $2.2 \mu \mathrm{~F}$ ceramic capacitor. Internally discharged by a $1 \mathrm{k} \Omega$ resistance when disabled. |
| 16 | 18 | PV4 | Linear-Regulator Power Input for OUT4. Bypass PV4 to GND with a minimum $2.2 \mu \mathrm{~F}$ ceramic capacitor. |
| 17 | 19 | LSUP | 5V Logic Supply to Provide Power to Internal Circuitry. Bypass LSUP to GND1 with a $1 \mu \mathrm{~F}$ ceramic capacitor. |
| 18 | 20 | RESET | Open-Drain Reset Output for the Input Monitoring OUT1 and OUT2. External pullup required. |
| 19 | 1 | GND1 | Ground. Connect GND, GND1, GND2, and GND3 together. |
| 20 | 2 | EN | Active-High Enable Input. Connect EN to PV1 or a logic-high voltage to turn on all regulators. Pull EN input low to place the regulators in shutdown. |
| - | - | EP | Exposed Pad. Connect the exposed pad to ground. Connecting the exposed pad to ground does not remove the requirement for proper ground connections to PGND2 and GND_. The exposed pad is attached with epoxy to the substrate of the die, making it an excellent path to remove heat from the device. |

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 


#### Abstract

Detailed Description The MAX16922 PMIC is designed for medium power level automotive applications requiring multiple supplies in a small footprint. As shown in the Typical Applications Circuit, the MAX16922 integrates one high-voltage power supply and three low-voltage cascaded power supplies. OUT1 and OUT2 are step-down DC-DC converters, and OUT3 and OUT4 are linear regulators. The device also includes a reset output ( $\overline{R E S E T}$ ) and a high-voltage compatible enable input (EN). The operating input voltage range is from 3.5 V to 28 V and tolerant of transient voltages up to 45 V .


## OUT1 Step-Down DC-DC Regulator

## Step-Down Regulator Architecture

OUT1 is a high-input voltage, high-efficiency 2.2 MHz PWM current-mode step-down DC-DC converter that delivers up to 1.2A. OUT1 has an internal high-side nchannel switch and uses a low forward-drop freewheeling diode for rectification. Under normal operating conditions, OUT1 is fixed frequency to prevent unwanted $A M$ radio interference. However, under light loads and high-input voltage, the step-down regulator skips cycles to maintain regulation. The output voltage is factory selectable from 3.0 V to 5.5 V in 50 mV increments.

## Soft-Start

When initially powered up or enabled with EN, the OUT1 step-down regulator soft-starts by gradually ramping up the output voltage for approximately 2.2 ms . This reduces inrush current during startup. During softstart the full output current is available. Before a softstart sequence begins, the outputs of both DC-DC regulators discharge below 1.25 V through an internal resistor. See the startup waveforms in the Typical Operating Characteristics section.

## Current Limit

The MAX16922 limits the peak inductor current sourced by the n-channel MOSFET. When the peak current limit is reached, the internal n-channel MOSFET turns off for the remainder of the cycle. If the current limit is exceeded for 16 consecutive cycles and the output voltage is less than 1.25 V , the n-channel MOSFET is turned off for 256 clock cycles to allow the inductor current to discharge and then initiate a softstart sequence for all four outputs.

## Dropout

The high-voltage, step-down converter (OUT1) of the MAX16922 is designed to operate near 100\% dutycycle. When the input voltage is close to the output voltage, the device tries to maintain the high-side switch on with $100 \%$ duty cycle. However, to maintain proper gate charge, the high-side switch must be turned off periodically so the LX pin can go to ground and charge the BST capacitor. As the input voltage approaches the output voltage, the effective duty cycle of the n-channel MOSFET approaches 94\%. Every 4th cycle is limited to a maximum duty cycle of $75 \%$ (recharge period is approximately 112ns) while the remaining cycles can go to $100 \%$ duty cycle. As a result, when the MAX16922 is in dropout, the switching frequency is reduced by a factor of 4 .
During dropout conditions under light load, the load current may not be sufficient to enable the LX pin to reach ground during the recharge period. To ensure the LX pin is pulled to ground and proper BST capacitor recharge occurs, an internal load is applied to OUTS1 when PV1 falls below approximately 6.5 V . This load is approximately $70 \Omega$ and is connected between OUTS1 and GND3 through an internal switch.

## OUT2 Step-Down DC-DC Regulator

## Step-Down Regulator Architecture

OUT2 is a low-input voltage, high-efficiency 2.2 MHz PWM current-mode step-down DC-DC converter that outputs up to 600mA. OUT2 has an internal high-side p-channel switch, and low-side n-channel switch for synchronous rectification. The DC-DC regulator supports auto-PWM operation so that under light loads the device automatically enters high-efficiency skip mode. The auto-PWM mode can be disabled by connecting the PWM input to OUTS1. The output voltage is factory selectable from 1.0 V to 3.9 V in 50 mV increments.

## Soft-Start

OUT2 enters soft-start when OUT1 finishes its soft-start sequence to prevent high startup current from exceeding the maximum capability of OUT1. The step-down regulator executes a soft-start by gradually ramping up the output voltage for approximately 1.5 ms . This reduces inrush current during startup. During soft-start, the full output current is available. The soft-start sequence on OUT2 begins after the soft-start sequence is completed on OUT1. See the startup waveforms in the Typical Operating Characteristics section.

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 


#### Abstract

Current Limit The MAX16922 limits the peak inductor current sourced by the p-channel MOSFET. When the peak current limit is reached, the internal p-channel MOSFET turns off for the remainder of the cycle. If the current limit is exceeded for 16 consecutive cycles, and the output voltage is less than 1.25 V , the p-channel MOSFET is turned off and enters output discharge mode for 256 clock cycles, allowing the inductor current and output voltage to discharge. Once completed, a soft-start sequence is initiated on OUT2.


## Dropout

As the input voltage approaches the output voltage, the duty cycle of the p-channel MOSFET reaches $100 \%$. In this state, the p-channel MOSFET is turned on constantly (not switching), and the dropout voltage is the voltage drop due to the output current across the on-resistance of the internal p-channel MOSFET (RPCH) and the inductor's DC resistance ( $\mathrm{RL}_{\mathrm{L}}$ ):

$$
V_{D O}=I_{L O A D}\left(R_{P C H}+R_{L}\right)
$$

PWM
The MAX16922 operates in either auto-PWM or forcedPWM modes. At light load, auto-PWM switches only as needed to supply the load to improve light-load efficiency of the step-down converter. At higher load currents ( $\sim 160 \mathrm{~mA}$ ), the step-down converter transitions to fixed 2.2MHz switching frequency. Forced PWM always operates with a constant 2.2 MHz switching frequency regardless of the load. Connect PWM high for forced-PWM applications or low for auto-PWM applications.

## LDO Linear Regulators

The MAX16922 contains two low-dropout linear regulators (LDOs), OUT3 and OUT4. The LDO output voltages are factory preset, and each LDO supplies loads up to 300 mA . The LDOs include an internal reference, error amplifier, p-channel pass transistor, and internal volt-age-dividers. Each error amplifier compares the reference voltage to the output voltage (divided by the internal voltage-divider) and amplifies the difference. If the divided feedback voltage is lower than the reference voltage, the pass-transistor gate is pulled lower, allowing more current to pass to the outputs and increasing the output voltage. If the divided feedback voltage is too high, the pass-transistor gate is pulled up, allowing less current to pass to the output. Each output voltage is factory selectable from 1.0 V to 4.15 V in 50 mV increments. If not using one of the LDO outputs, then tie the associated input power pin (PV_) to ground.

## Input Supply and Undervoltage Lockout

An undervoltage-lockout circuit turns off the LDO regulators when the input supply voltage is too low to guarantee proper operation. When PV3 falls below 1.25 V (typ), OUT3 powers down. When PV4 falls below 1.5 V (typ), OUT4 powers down.

## Soft-Start

OUT3 enters soft-start when PV3 exceeds 1.25 V , and OUT4 enters soft-start when PV4 exceeds 1.5V. This staggers the surge current during startup to prevent excess current draw from OUT1 or OUT2 that could trigger an overcurrent shutdown. The soft-start time for each LDO is 0.1 ms (typ). See the startup waveforms in the Typical Operating Characteristics section.

## Current Limit

The OUT3 and OUT4 output current is limited to 450 mA (typ). If the output current exceeds the current limit, the corresponding LDO output voltage drops out of regulation. Excess power dissipation in the device can cause the device to turn off due to thermal shutdown.

## Dropout

 The dropout voltage for the linear regulators is 320 mV (max) at 250 mA load. To avoid dropout, make sure the input supply voltage corresponding to OUT3 and OUT4 is greater than the corresponding output voltage plus the dropout voltage based on the application output current requirements.
## LSUP Linear Regulator

LSUP is the output of a 5 V linear regulator that powers MAX16922 internal circuitry. LSUP is internally powered from PV1 and automatically powers up when EN is high and PV1 exceeds approximately 3.7 V . LSUP automatically powers down when EN is taken low. Bypass LSUP to GND with a $1 \mu \mathrm{~F}$ ceramic capacitor. LSUP remains on even during a thermal fault.

## Thermal-Overload Protection

Thermal-overload protection limits the total power dissipation in the MAX16922. Thermal-protection circuits monitor the die temperature. If the die temperature exceeds $+175^{\circ} \mathrm{C}$, the device shuts down, allowing it to cool. Once the device has cooled by $15^{\circ} \mathrm{C}$, the device is enabled again. This results in a pulsed output during continuous thermal-overload conditions. The thermaloverload protection protects the MAX16922 in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction temperature of $+150^{\circ} \mathrm{C}$. See the Thermal Considerations section for more information.

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 



## Power-Down and Restart Sequence

The MAX16922 can be shut down by thermal shutdown, enable low (EN), LSUP regulator undervoltage,


#### Abstract

\section*{Applications Information}

\section*{Power-On Sequence}

When the EN input is pulled high and PV1 is greater than 3.7 V (typ), the 5V LSUP linear regulator turns on. Once LSUP exceeds 2.5V, the internal reference and bias are enabled. When the internal bias has stabilized OUT1, soft-start is initiated. After completion of soft-start on OUT1 (2.8ms typ), OUT2 soft-start is initiated. OUT3 soft-start is enabled when PV3 is greater than or equal to 1.25 V (typ), and OUT4 soft-start is enabled when PV4 is greater than or equal to 1.5 V (typ). Care must be taken when driving the EN pin. Digital input signals deliver a fast edge that is properly detected by the MAX16922. If driving the EN pin with an analog voltage that has a slew rate of less than $1 \mathrm{~V} / \mathrm{ms}$ or a voltage-divider from PV1, then the input voltage on PV1 must always be less than 6 V when the voltage at EN is near the turn-off threshold of 1.6 V . If this cannot be guaranteed, then a $1 \mathrm{k} \Omega$ resistor or 5.6 V zener diode must be placed in parallel with the LSUP output capacitor to prevent possible damage to the device.


or when PV1 falls below 3.0V (typ). When a shutdown occurs, all outputs discharge through an internal resistor connected between each output and ground. When enable is high, the die temperature is okay, the LSUP linear regulator is greater than 2.5 V (typ), and OUT1 is less than 1.25 V (typ); a complete soft-start power-on sequence is reinitiated.

## Inductor Selection

The OUT1 step-down converter operates with a $4.7 \mu \mathrm{H}$ inductor and the OUT2 step-down converter operates with a $2.2 \mu \mathrm{H}$ inductor. The inductor's DC current rating must be high enough to account for peak ripple current and load transients. The step-down converter's architecture has minimal current overshoot during startup and load transients. In most cases, an inductor capable of 1.3 times the maximum load current is acceptable.
For optimum performance choose an inductor with DCseries resistance in the $50 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ range. For higher efficiency at heavy loads (above 400mA) and minimal load regulation, the inductor resistance should be kept as small as possible. For light-load applications (up to 200mA), higher resistance is acceptable with very little impact on performance.

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 

## Capacitor Selection

Input Capacitors
The input capacitor, CIN1, reduces the current peaks drawn from the supply and reduces switching noise in the MAX16922. The impedance of CIN1 at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their small size, low ESR, and small temperature coefficients. Use a $4.7 \mu \mathrm{~F}$ ceramic capacitor or an equivalent amount of multiple capacitors in parallel between PV1 and ground. Connect CIN1 as close to the device as possible to minimize the impact of PCB trace inductance.
Connect a minimum $4.7 \mu \mathrm{~F}$ ceramic capacitor between PV2 to ground, and a $2.2 \mu \mathrm{~F}$ ceramic capacitor between PV3 to ground and PV4 to ground. Since PV2 is cascaded from OUT1, the input capacitor connected to PV2 can be used as part of the total output capacitance for OUT1.

## Step-Down Output Capacitors

The step-down output capacitors are required to keep the output-voltage ripple small and to ensure regulation loop stability. These capacitors must have low impedance at the switching frequency. Surface-mount ceramic capacitors are recommended due to their small size and low ESR. The capacitor should maintain its capacitance overtemperature and DC bias. Ceramic capacitors with X5R or X7R temperature characteristics generally perform well. The output capacitance can be very low. Place a minimum of $15 \mu \mathrm{~F}$ ceramic capacitance from OUTS1 to ground and a minimum of $10 \mu \mathrm{~F}$ from OUTS2 to ground. When the OUT2 output voltage selection is below 2.35 V , the output capacitance should be increased to prevent instability. For optimum loadtransient performance and very low output ripple, the output capacitance can be increased. The maximum output capacitance should not exceed 3.8 mF for OUT1 and 2.0 mF for OUT2.

## LDO Output Capacitors and Stability

Connect a $4.7 \mu \mathrm{~F}$ ceramic capacitor between OUT3 and GND, and a second $4.7 \mu \mathrm{~F}$ ceramic capacitor from OUT4 to GND. When the input voltage of an LDO is greater than 2.35 V , the output capacitor can be decreased to $2.2 \mu \mathrm{~F}$. The equivalent series resistance
(ESR) of the LDO output capacitors affects stability and output noise. Use output capacitors with an ESR of $0.1 \Omega$ or less to ensure stable operation and optimum transient response. Connect these capacitors as close as possible to the device to minimize PCB trace inductance.

## Thermal Considerations

The maximum package power dissipation of the MAX16922 in the 20 -pin thin QFN package is 2500 mW . The power dissipated by the MAX16922 should not exceed this rating. The total device power dissipation is the sum of the power dissipation of the four regulators:

$$
\mathrm{PD}_{\mathrm{D}}=\mathrm{PD} 1+\mathrm{PD} 2+\mathrm{PD}_{\mathrm{D}}+\mathrm{PD}_{\mathrm{D}}
$$

Estimate the OUT1 and OUT2 power dissipations as follows:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D} 1}=\mathrm{l}_{\text {OUT } 1} \times \mathrm{V}_{\text {OUT } 1} \times \frac{1-\eta}{\eta} \\
& \mathrm{P}_{\mathrm{D} 2}=\mathrm{l}_{\text {OUT } 2} \times \mathrm{V}_{\text {OUT } 2} \times \frac{1-\eta}{\eta}
\end{aligned}
$$

where $\eta$ is the efficiency (see the Typical Operating Characteristics section).
Calculate the OUT3 and OUT4 power dissipations as follows:

$$
\begin{aligned}
& \text { PD3 }=\text { IOUT3 } \times(\text { VPV3 }- \text { VOUT3 }) \\
& \text { PD4 }=\text { IOUT4 } \times(\text { VPV4 }- \text { VOUT4 })
\end{aligned}
$$

The maximum junction temperature of the MAX16922 is $+150^{\circ} \mathrm{C}$. The junction-to-case thermal resistance ( $\theta \mathrm{Jc}$ ) of the MAX16922 is $2.7^{\circ} \mathrm{C} / \mathrm{W}$.
When mounted on a single-layer PCB, the junction to ambient thermal resistance ( $\theta J A$ ) is approximately $48^{\circ} \mathrm{C} / \mathrm{W}$. Mounted on a multilayer PCB, $\theta \mathrm{JA}$ is approximately $32^{\circ} \mathrm{C} / \mathrm{W}$. Calculate the junction temperature of the MAX16922 as follows:

$$
T_{J}=T_{A} \times P D \times \theta_{J A}
$$

where $T_{A}$ is the maximum ambient temperature. Make sure the calculated value of $T_{J}$ does not exceed the $+150^{\circ} \mathrm{C}$ maximum.

# 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET 

## PCB Layout

High-switching frequencies and relatively large peak currents make PCB layout a very important aspect of design. Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Connect the input capacitors as close as possible to the $\mathrm{PV}_{-}$and ground. Connect the inductor and output capacitors as close as possible to the device and keep the traces short, direct, and wide to minimize the current loop area.

The OUTS_ feedback connections are sensitive to inductor magnetic field interference so route these traces away from the inductors and noisy traces such as LX_.
Connect GND_ and PGND2 to the ground plane. Connect the exposed paddle to the ground plane with multiple vias to help conduct heat away from the device.
Refer to the MAX16922 evaluation kit for a PCB layout example.

Selector Guide


| PART <br> NUMBER <br> SUFFIX | OUT1 <br> VOLTAGE <br> $\mathbf{( V )}$ | OUT2 <br> VOLTAGE <br> $\mathbf{( V )}$ | OUT3 <br> VOLTAGE <br> $\mathbf{( V )}$ | OUT4 <br> VOLTAGE <br> $\mathbf{( V )}$ | OUT1 RESET <br> THRESHOLD <br> $\mathbf{( \% )}$ | RESET <br> TIMEOUT <br> $\mathbf{( m s )}$ | BST <br> REFRESH <br> LOAD <br> ENABLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 5.00 | 2.70 | 3.30 | 1.0 | 90 | 14.9 | On |
| B | 5.00 | 1.20 | 1.80 | 3.3 | 90 | 14.9 | On |
| C | 5.00 | 3.30 | 1.20 | 3.0 | 90 | 14.9 | On |
| D | 3.6 | 1.2 | 3.3 | 3.3 | 90 | 14.9 | Off |
| E | 5.00 | 3.30 | 2.50 | 1.80 | 90 | 14.9 | On |
| F | 5.00 | 1.20 | 3.15 | 3.00 | 90 | 14.9 | On |
| G | 3.30 | Off | 2.80 | 1.80 | 90 | 14.9 | On |
| H | 3.30 | 1.20 | 2.50 | 1.80 | 90 | 14.9 | Off |

[^0]
### 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET

Chip Information
PROCESS: BiCMOS

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 20 TQFN-EP | T2055+4 | $\underline{\mathbf{2 1 - 0 1 4 0}}$ |
| 20 TSSOP-EP | U20E +1 | $\underline{\mathbf{2 1 - 0 1 0 8}}$ |

### 2.2MHz, Dual, Step-Down DC-DC Converters, Dual LDOs, and RESET

| Revision History |  |  |  |
| :---: | :---: | :--- | :---: | :---: |
| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| 0 | $10 / 09$ | Initial release | - |
| 1 | $5 / 10$ | Updated Absolute Maximum Ratings, Electrical Characteristics, Typical <br> Operating Characteristics, Dropout, and Power-On Sequence sections. | $1,2,4,6,11,13$ |


[^0]:    *Other standard versions may be available. Contact factory for availability.

